

Solar-Powered Multilevel Inverter With A Reduced Number Of Switches

A S Kamaraja, K Priyadharshini

Abstract: In this paper proposes renewable energy application based multilevel topology is introduced to reduce the number of elements in the circuit and improve the quality of output in a photovoltaic application. A large amount of output level obtained with the proposed binary asymmetric configuration. Desired switching pulses are generated using a trapezoidal reference with a triangular carrier wave. The proposed system requires nine switches to produce 63-level output voltage with Total Harmonic Distortion of 2.74% without any filters. The value of total harmonic distortion satisfies the IEEE Standards. The proposed MLI will be tested with the help of MATLAB/SIMULINK environment.

Index Terms: Multilevel inverter, Pulse width modulation, Trapezoidal waveform, Total Harmonic Distortion, Photovoltaic panels, MATLAB/SIMULINK

1 INTRODUCTION

The multilevel inverter has many advantages compared to conventional two-level inverters such as high voltage capability and lower switching losses and produces the high-quality output [1]. Due to more number of advantages multilevel inverters are used medium and high power applications [2]. Normally diode clamped multilevel inverter (DCMLI), Flying capacitor multilevel inverter (FCMLI), H-bridge multilevel inverters are traditionally used in many applications [3]. In modern days hybrid multilevel inverters are used to obtain more power but the number of components will be increased the total number of components are directly proportional to the number of levels. FCMLI and DCMLI are having voltage across DC bus capacitor is difficult one and it makes circuit complexity and larger in size [4]. Less number of components has its own advantages and disadvantages. In Refs. [5-20] the bidirectional switches are configured to achieve the desired voltage level. In Refs. [21-25] conventionally transformers are used to generate a higher output voltage. Usage of transformers the system will be very bulky and less life span. In this paper, the number of switches is reduced without any bidirectional switches and transformer. Therefore, the proposed topology has low cost as well as size. The proposed topology requires only 9 switches to produce a 63-level output voltage with a Total Harmonic Distortion of 2.74%.

2 PROPOSED METHODOLOGY

In this topology is built using the combination of power semiconductor devices. The proposed multilevel inverter topology is shown in Fig 1a. The switches and DC voltage source combination is in parallel with the bypass diode. It has two operating modes. When the switch T1 is on state, voltage appears across the diode D1 is V_{dc1} . Hence the value of output voltage is $2V_{dc}$ ($V_{dc1}+V_{dc2}$). When the switch T1 is in off state, the bypass diodes are conducts to generate the V_{dc} output voltage.




Fig 1a: Basic Structure of proposed topology

For generating the output voltage, the highest number of cascading connection of multilevel inverter levels is needed. When compared to asymmetric inverter, symmetric inverters produce minimum level of the output voltage. Figure 1b shows the proposed topology of multilevel inverter for generating a 63-level output voltage. The binary sequence ratio is 1:2:4:8. The desired output voltage level is produced by a combination of H-Bridge inverter and reduced switch configuration. The generalized formula for multilevel inverter configuration is shown in Table I. The proposed topology for generating 63-level output voltage in both positive and negative sequences is shown in Table 2.

- A S Kamaraja is currently pursuing masters degree program in power electronic and drives in Mepco Schlenk engineering college Sivakasi, Virudhunagar, India, PH-9445615622. E-mail: kamaraja.as@gmail.com
- K Priyadharshini is currently pursuing masters degree program in power electronic and drives in Mepco Schlenk engineering college Sivakasi, Virudhunagar, India




Fig 1b: Proposed Configuration

TABLE I Different parameters used for proposed multilevel inverter

Quantity	Values
Dc Sources	2n where n = 0, 1, 2...
Ratio of DC Sources	1:2:4:8
Number of Switches	k + 4
Number of DC Sources	k
Number of Diodes	k + 4
Number of Driver Circuit	k+4
Number of level	2k+1 - 1

3 MODULATION TECHNIQUES

Pulse width modulation is an effective technique for controlling the multilevel inverter output voltage. Normally sinusoidal pulse width modulations are used to achieve the desired output voltage. The proposed topology switches are triggered by using the trapezoidal reference with a triangular carrier wave. This technique provides better performance output voltage compared with the sinusoidal pulse width modulation technique. The combination of two slopes and one horizontal line makes the trapezoidal reference waveform. Generally, triangular reference waveform attained by limiting the magnitude value of the waveform. The angle horizontal line of the waveform will be

$$2\Phi = (1-\sigma) \pi \tag{1}$$

Where σ is called as the triangular factor.

If the triangular factor is $\sigma=1$, the waveform shape will be triangular. The shape of the waveform is purely depending on the location of the slope angle (α). Fig 2 shows the various

angle of slope for the triangular waveform. A mathematical formula for calculating the different slope of a different order is given by

$$A_n = \frac{4}{\pi} \int_0^{\frac{\pi}{2}} F(\theta) \sin n\theta d\theta \tag{2}$$

Where

$$F(\theta) = \begin{cases} \frac{1}{a} & 0 < \theta < 90 \\ 1 & \alpha < \theta < 90 \end{cases} \tag{3}$$




Fig 2: Trapezoidal References of Various slope angle

If the slope angle moves towards 90 degrees, the harmonic order value decreases. Fig 3 shows the different harmonic orders for different slope angles. In this paper, the slope angle will be considered as 60 degrees.




Fig 3: Different harmonic orders for different slope angles

In this paper unipolar reference is considered for generating the switching pulses.

Table II Switching states of the proposed configuration

States	Switching states	Output voltage	States	Switching states	Output voltage
1.	S1,D2,D3,D4,T1,T2	Vdc	16.	S1,D2,D3,D4,T3,T4	-Vdc
2.	S2,D1,D3,D4,T1,T2	2 Vdc	17.	S2,D1,D3,D4,T3,T4	-2 Vdc
3.	S1,S2,D3,D4,T1,T2	3 Vdc	18.	S1,S2,D3,D4,T3,T4	-3 Vdc
4.	S3,D1,D2,D4,T1,T2	4 Vdc	19.	S3,D1,D2,D4,T3,T4	-4 Vdc
5.	S1,S3,D2,D4,T1,T2	5 Vdc	20.	S1,S3,D2,D4,T3,T4	-5 Vdc
6.	S2,S3,D1,D4,T1,T2	6 Vdc	21.	S2,S3,D1,D4,T3,T4	-6 Vdc
7.	S1,S2,S3,D4,T1,T2	7 Vdc	22.	S1,S2,S3,D4,T3,T4	-7 Vdc
8.	S4,D1,D2,D3,T1,T2	8 Vdc	23.	S4,D1,D2,D3,T3,T4	-8 Vdc
9.	S1,S4,D2,D3,T1,T2	9 Vdc	24.	S1,S4,D2,D3,T3,T4	-9 Vdc
10.	S2,S4,D1,D3,T1,T2	10 Vdc	25.	S2,S4,D1,D3,T3,T4	-10 Vdc
11.	S1,S2,S4,D3,T1,T2	11 Vdc	26.	S1,S2,S4,D3,T3,T4	-11 Vdc
12.	S3,S4,D1,D2,T1,T2	12 Vdc	27.	S3,S4,D1,D2,T3,T4	-12 Vdc
13.	S1,S3,S4,D2,T1,T2	13 Vdc	28.	S1,S3,S4,D2,T3,T4	-13 Vdc
14.	S2,S3,S4,D1,T1,T2	14 Vdc	29.	S2,S3,S4,D1,T3,T4	-14 Vdc
15.	S1,S2,S3,S4,T1,T2	15 Vdc	30.	S1,S2,S3,S4,T3,T4	-15 Vdc
16.	S1,S2,S5,D5,T1,T2	16Vdc	31.	S1,S2,S5,D5,T3,T4	-16Vdc

4 PROPOSED METHODOLOGY INTEGRATED WITH PHOTOVOLTAIC PANELS

The proposed topology needs 5 separate DC sources to generate the output voltage, so the separate DC sources are replaced by the photovoltaic panel. In this paper, a 100W solar panel is considered. Fig 4 shows the proposed topology integrated with a solar panel.




Fig4: Proposed topology integrated with photovoltaic panels




Fig5: Single-diode model a practical photovoltaic cell

Table III Parameters of Photovoltaic cell

Parameters	Values
Max. Power (Pm)	100W
Voltage at max. power (Vmp)	17V
Current at max. power (Imp)	8.24A
OC voltage (Voc)	21V
SC current (Isc)	10A
coefficient of temp(Ki) of Isc	(0.065± 0.015)%/°C

For a conventional type solar panel integration requires high gain converters and separate MPPT technique for achieving the required output voltage. So, the system will be very bulky and complexity.




Fig6: Simulation Results of output voltage

Table IV: Components requirements for various topologies

Inverter Type/Components	DCMLI	FCMLI	CHBMLI	Proposed MLI
Requirement of switches	60	60	60	9
Driver circuits	60	60	60	9
Clamping Diodes	56	-	-	-
Clamping capacitors	-	28	-	-
DC bus capacitors	30	30	-	-
Number of switches/diodes per voltage level	30	30	30	6

In order to reduce the complexity, the solar panels are series-connected to achieve the required output voltage. Fig5 shows the single equivalent circuit for a single photovoltaic cell. Table III shows the different parameters used to design a photovoltaic cell.

5 SIMULATION RESULTS AND DISCUSSION

The proposed MLI topology tested with SIMULINK for generating the 63-level output voltage with trapezoidal pulse width modulation to produce a better harmonic profile and reduce the carrier count with the help of the PWM strategy. Fig6 and Fig7 show the output voltage and harmonic profile of a proposed MLI topology. Table IV shows the comparison of proposed topology with conventional MLIs in various factors. From Table IV it is clearly understood the proposed topology requires a minimum count of switches to produce the desired output voltage.




Fig 7: Harmonic profile of the proposed MLI

6 CONCLUSION

Modern days MLI topologies have been more popular in renewable energy applications. The proposed multilevel inverter has many advantages such as a smaller number of switches, drive circuits, and the DC Source count. Compared to the conventional MLI topologies minimum number of conducting switches is required to generate the higher voltage level. Therefore, the switching losses and conducting losses are considerably low. The proposed topology tested with MATLAB/SIMULINK environment. As a result, the proposed configuration produces high voltage with a lesser number of components and a lower percentage of THD and it is well suitable for Photovoltaic applications and any renewable energy resources.

REFERENCES

- [1] Youssef, Mohamed Z., Konrad Woronowicz, Kunwar Aditya, Najath Abdul Azeez, and Sheldon S. Williamson. "Design and development of an efficient multilevel DC/AC traction inverter for railway transportation electrification." *IEEE Transactions on power Electronics* 31, no. 4 (2015): 3036-3042.
- [2] Samadaei, Emad, Mohammad Kaviani, and Kent Bertilsson. "A 13-levels Module (K-Type) with two DC sources for Multilevel Inverters." *IEEE Transactions on Industrial Electronics* 66, no. 7 (2018): 5186-5196.
- [3] Nallamekala, Kiran Kumar, and KeerthipatiSivakumar. "A fault-tolerant dual three-level inverter configuration for multipole induction motor drive with reduced torque ripple." *IEEE Transactions on Industrial Electronics* 63, no. 3 (2015): 1450-1457.
- [4] Jain, Sachin, and VenuSonti. "A highly efficient and reliable inverter configuration based cascaded multilevel inverter for PV systems." *IEEE Transactions on Industrial Electronics* 64, no. 4 (2016): 2865-2875.
- [5] Phanikumar, Chamarthi, Jibanesh Roy, and Vivek Agarwal. "A Hybrid Nine-Level, 1- ϕ Grid Connected Multilevel Inverter With Low Switch Count and Innovative Voltage Regulation Techniques Across Auxiliary Capacitor." *IEEE Transactions on Power Electronics* 34, no. 3 (2018): 2159-2170.
- [6] Reddy, B. Prathap, and SivakumarKeerthipati. "A multilevel inverter configuration for an open-end-

- winding pole-phase-modulated-multiphase induction motor drive using dual inverter principle." IEEE Transactions on Industrial Electronics 65, no. 4 (2017): 3035-3044.
- [7] Kadam, Abhijit, and Anshuman Shukla. "A multilevel transformerless inverter employing ground connection between pv negative terminal and grid neutral point." IEEE Transactions on Industrial Electronics 64, no. 11 (2017): 8897-8907.
- [8] Hasan, MdMubashwar, Ahmed Abu-Siada, Syed Mofizul Islam, and Mohamed SA Dahidah. "A new cascaded multilevel inverter topology with galvanic isolation." IEEE Transactions on Industry Applications 54, no. 4 (2018): 3463-3472.
- [9] Zamiri, Elyas, NaserVosoughi, Seyed Hossein Hosseini, Reza Barzegarkhoo, and Mehran Sabahi. "A new cascaded switched-capacitor multilevel inverter based on improved series-parallel conversion with less number of components." IEEE Transactions on Industrial Electronics 63, no. 6 (2016): 3582-3594.
- [10] Siddique, MarifDaula, SaadMekhilef, Noraisyah Mohamed Shah, AdilSarwar, Atif Iqbal, and Mudasar Ahmed Memon. "A New Multilevel Inverter Topology With Reduce Switch Count." IEEE Access 7 (2019): 58584-58594.
- [11] Sheir, Ahmed, Mohamed Z. Youssef, and Mohamed Orabi. "A Novel Bidirectional T-Type Multilevel Inverter for Electric Vehicle Applications." IEEE Transactions on Power Electronics 34, no. 7 (2018): 6648-6658.
- [12] Zeng, Jun, Jialei Wu, Junfeng Liu, and HuafangGuo. "A quasi-resonant switched-capacitor multilevel inverter with self-voltage balancing for single-phase high-frequency ac microgrids." IEEE Transactions on Industrial Informatics 13, no. 5 (2017): 2669-2679.
- [13] Zhao, Hui, Tian Jin, Shuo Wang, and Liang Sun. "A real-time selective harmonic elimination based on a transient-free inner closed-loop control for cascaded multilevel inverters." IEEE Transactions on Power Electronics 31, no. 2 (2015): 1000-1014.
- [14] Nguyen, Nho-Van, Tam-KhanhTu Nguyen, and Hong-Hee Lee. "A reduced switching loss PWM strategy to eliminate common-mode voltage in multilevel inverters." IEEE Transactions on Power Electronics 30, no. 10 (2014): 5425-5438.
- [15] Karasani, Raghavendra Reddy, Vijay BhanujiBorghate, Prafullachandra M. Meshram, HiralalMurlidharSuryawanshi, and SidharthSabyasachi. "A three-phase hybrid cascaded modular multilevel inverter for renewable energy environment." IEEE Transactions on Power Electronics 32, no. 2 (2016): 1070-1087.
- [16] Hasan, MdMubashwar, Ahmed Abu-Siada, and Mohamed SA Dahidah. "A three-phase symmetrical dc-link multilevel inverter with reduced number of dc sources." IEEE Transactions on Power Electronics 33, no. 10 (2017): 8331-8340.
- [17] Nair, Viju, K. Gopakumar, and Leopoldo G. Franquelo. "A very high resolution stacked multilevel inverter topology for adjustable speed drives." IEEE Transactions on Industrial Electronics 65, no. 3 (2017): 2049-2056.
- [18] Ruderman, Alex. "About voltage total harmonic distortion for single-and three-phase multilevel inverters." IEEE Transactions on Industrial Electronics 62, no. 3 (2014): 1548-1551.
- [19] Hota, Arpan, Sachin Jain, and Vivek Agarwal. "An optimized three-phase multilevel inverter topology with separate level and phase sequence generation part." IEEE Transactions on Power Electronics 32, no. 10 (2017): 7414-7418.
- [20] Grandi, Gabriele, JelenaLoncarski, and ObradDordevic. "Analysis and comparison of peak-to-peak current ripple in two-level and multilevel PWM inverters." IEEE Transactions on Industrial Electronics 62, no. 5 (2014): 2721-2730.
- [21] Sonti, Venu, Sachin Jain, and Subhashish Bhattacharya. "Analysis of the modulation strategy for the minimization of the leakage current in the PV grid-connected cascaded multilevel inverter." IEEE Transactions on Power Electronics 32, no. 2 (2016): 1156-1169.
- [22] Lee, June-Seok, Hyun-Woo Sim, Juyong Kim, and Kyo-Beum Lee. "Combination analysis and switching method of a cascaded H-bridge multilevel inverter based on transformers with the different turns ratio for increasing the voltage level." IEEE Transactions on Industrial Electronics 65, no. 6 (2017): 4454-4465.
- [23] Shuvo, Shuvangkar, Eklas Hossain, Tanveerul Islam, AbirAkib, SanjeevikumarPadmanaban, and MdZiaur Rahman Khan. "Design and Hardware Implementation Considerations of Modified Multilevel Cascaded H-Bridge Inverter for Photovoltaic System." IEEE Access 7 (2019): 16504-16524.
- [24] Hsieh, Cheng-Han, Tsorng-Juu Liang, Shih-Ming Chen, and Shih-Wen Tsai. "Design and implementation of a novel multilevel dc-ac inverter." IEEE Transactions on Industry Applications 52, no. 3 (2016): 2436-2443.
- [25] Behara, Siva, N. Sandeep, and Udaykumar R. Yaragatti. "Design and Implementation of Transformer-Based Multilevel Inverter Topology WithReduced Components." IEEE Transactions on Industry Applications 54, no. 5 (2018): 4632-4639.
- [26] Nguyen, Tam-KhanhTu, Nho-Van Nguyen, and Nadipuram Ram R. Prasad. "Eliminated common-mode voltage pulsewidth modulation to reduce output current ripple for multilevel inverters." IEEE Transactions on Power Electronics 31, no. 8 (2015): 5952-5966.
- [27] Susheela, Nunsavath, Peddapalli Satish Kumar, and Sushil Kumar Sharma. "Generalized Algorithm of Reverse Mapping Based SVPWM Strategy for Diode-Clamped Multilevel Inverters." IEEE Transactions on Industry Applications 54, no. 3 (2018): 2425-2437.
- [28] Mohan, Deepu, Xinan Zhang, and Gilbert Hock Beng Foo. "Generalized DTC strategy for multilevel inverter fed IPMSMs with constant inverter switching frequency and reduced torque ripples." IEEE Transactions on Energy Conversion 32, no. 3 (2017): 1031-1041.
- [29] Barzegarkhoo, Reza, Hossein MadadiKojabadi, ElyasZamiry, NaserVosoughi, and Liuchen Chang. "Generalized structure for a single phase switched-

- capacitor multilevel inverter using a new multiple DC link producer with reduced number of switches." *IEEE Transactions on Power Electronics* 31, no. 8 (2015): 5604-5617.
- [30] Huang, Qingyun, Alex Q. Huang, Ruiyang Yu, Pengkun Liu, and Wensong Yu. "High-Efficiency and High-Density Single-Phase Dual-Mode Cascaded Buck-Boost Multilevel Transformerless PV Inverter With GaN AC Switches." *IEEE Transactions on Power Electronics* 34, no. 8 (2018): 7474-7488.
- [31] Jacobina, Cursino Brandão, Alexandre Cunha Oliveira, Gregory Arthur de Almeida Carlos, and Maurício Beltrão de Rossiter Corrêa. "Hybrid modular multilevel DSCC inverter for open-end winding induction motor drives." *IEEE Transactions on Industry Applications* 53, no. 2 (2016): 1232-1242.
- [32] Dhanamjayulu, C., and S. Meikandasivam. "Implementation and comparison of symmetric and asymmetric multilevel inverters for dynamic loads." *IEEE Access* 6 (2017): 738-746.
- [33] Chang, Fengqi, Olga Ilina, Markus Lienkamp, and Leon Voss. "Improving the Overall Efficiency of Automotive Inverters Using a Multilevel Converter Composed of Low Voltage Si MOSFETs." *IEEE Transactions on Power Electronics* 34, no. 4 (2018): 3586-3602.
- [34] Yadav, Apurv Kumar, K. Gopakumar, Loganathan Umanand, Kouki Matsuse, and Hisao Kubota. "Instantaneous Balancing of Neutral-Point Voltages for Stacked DC-Link Capacitors of a Multilevel Inverter for Dual-Inverter-Fed Induction Motor Drives." *IEEE Transactions on Power Electronics* 34, no. 3 (2018): 2505-2514.
- [35] Mohapatra, Soumya Ranjan, and Vivek Agarwal. "Model Predictive Controller with Reduced Complexity for Grid Tied Multilevel Inverters." *IEEE Transactions on Industrial Electronics* (2018).
- [36] Raman, S. Raghu, KaWai Eric Cheng, and Yuanmao Ye. "Multi-input switched-capacitor multilevel inverter for high-frequency AC power distribution." *IEEE Transactions on Power Electronics* 33, no. 7 (2017): 5937-5948.
- [37] Amamra, Sid-Ali, Kamal Meghriche, Abderrezzak Cherifi, and Bruno Francois. "Multilevel inverter topology for renewable energy grid integration." *IEEE Transactions on Industrial Electronics* 64, no. 11 (2016): 8855-8866.
- [38] Wang, Lei, Q. H. Wu, and Wenhui Tang. "Novel cascaded switched-diode multilevel inverter for renewable energy integration." *IEEE Transactions on Energy Conversion* 32, no. 4 (2017): 1574-1582.
- [39] Siddique, Marif Daula, Saad Mekhilef, Noraisyah Mohamed Shah, and Mudasar Ahmed Memon. "Optimal design of a new cascaded multilevel inverter topology with reduced switch count." *IEEE Access* 7 (2019): 24498-24510.
- [40] Sahoo, Saroj Kumar, and Tanmoy Bhattacharya. "Phase-shifted carrier-based synchronized sinusoidal PWM techniques for a cascaded H-bridge multilevel inverter." *IEEE Transactions on Power Electronics* 33, no. 1 (2017): 513-524.