IJSTR

International Journal of Scientific & Technology Research

IJSTR@Facebook IJSTR@Twitter IJSTR@Linkedin
Home About Us Scope Editorial Board Blog/Latest News Contact Us
CALL FOR PAPERS
AUTHORS
DOWNLOADS
CONTACT
QR CODE
IJSTR-QR Code

IJSTR >> Volume 2- Issue 1, January 2013 Edition



International Journal of Scientific & Technology Research  
International Journal of Scientific & Technology Research

Website: http://www.ijstr.org

ISSN 2277-8616



Low-Power And High Speed Robust Frequency-Domain Echo Cancellation On FPGA

[Full Text]

 

AUTHOR(S)

Y. Sravani, K. Rambabu, A. Ranjit Kumar

 

KEYWORDS

Key words:- Echo cancellation, Telecommunication, Adaptive algorithm, Bit width, Xilinx.

 

ABSTRACT

ABSTRACT:- Echo cancellation is one unavoidable module in any voice related communication systems such as telephone, mobile and VOIP. In several applications run time high speed echo cancellation can give better quality of service. Real time echo cancellation is an important feature for hands-free operation of telecommunication equipment like mobile phones. A desirable acoustic echo control should be capable of handling double-talk as well. In this paper, we successfully implement a novel hardware architecture that is based on a robust adaptive algorithm in combination with a two-path model to tackle the double-talk situation. The echo canceller is working in the frequency domain and is improved by bit-width optimization to enhance computational efficiency. In experiments, our implementation of the hardware acceleration of the echo-canceller is fast and outperforms common software implementations running on microprocessors: an implementation with 4 instances of the filter on a Xilinx XC4VFX60 FPGA running at 137MHz can run 40 times faster than software on a 3.2GHz Core 2 Duo Pc. Besides, the hardware acceleration also reduces 90% of the power consumption when compared to a pure soft-core implementation. Our results suggest that the employed hardware architecture is also very energy-efficient.

 

REFERENCES

[1] S. L. Gay, "An introduction to acoustic echo and noise control," in Acoustic signal processing for telecommunication, S. L. Gay and J. Benesty, Eds. Kluwer Academic, 2000, ch. 1.

[2] W. C. Chew and B. Farhang-Boroujeny, "FPGA implementation of acoustic echo cancelling network echo cancellation;' in Proc. IEEE TENCON, 1999, pp. 263-266.

[3] S. A. Jang, Y. J. Lee, and D. T. Moon, "Design and implementation of an acoustic echo canceller;' in Proc. IEEE Asia-Pacific Conference on ASIC, 2002, pp. 299-302.

[4] C. Ho., K. Yiu, J. Huo, and W. Luk, "Reconfigurable acceleration of robust frequency-domain echo cancellation," in Proc. of Engineering of Reconfigurable Systems and Algorithms, 2006, pp. 184-190.

[5] P. J. Huber, "Robust estimation of a location parameter;' Annals of Mathematical Statistics, vol. 35, pp. 73-101, 1964.

[6] J. Huo, S. Nordholm, and Z. Zang, "New weight transform schemes for delayless subband adaptive filters," in Proc. IEEE Global Commun. Conj.,2001.

[7] (2008) Ml410 embedded development platform user guide. Xilinx Inc.

[8] (2004) Xilinx Virtex-4 family overview. Xilinx Inc. [Online]. Available: hup://direct.xilinx.comlbvdocs/publications/ds Il2.pdf