IJSTR

International Journal of Scientific & Technology Research

IJSTR@Facebook IJSTR@Twitter IJSTR@Linkedin
Home About Us Scope Editorial Board Blog/Latest News Contact Us
Scopus/Elsevier
CALL FOR PAPERS
AUTHORS
DOWNLOADS
CONTACT
QR CODE
IJSTR-QR Code

IJSTR >> Volume 9 - Issue 1, January 2020 Edition



International Journal of Scientific & Technology Research  
International Journal of Scientific & Technology Research

Website: http://www.ijstr.org

ISSN 2277-8616



Design And Implementation Of Power Efficient Amalgamative 32-Bit Genericsummer

[Full Text]

 

AUTHOR(S)

Sanath kumarTulasi , Syed Inthiyaz,Y.Harshitha, T.Gowthami,P.Avighna

 

KEYWORDS

 

ABSTRACT

Adder also show an crucialrole in the mathematical operation like addition, subtraction, multiplication, division, etc. This block is known as functional block. We presented a Relativeanalysis of several Adiabatic & Hybrid Less Power summers in this paper.These adder cells were modelled using the mentor graphics 45 nm instrument and equated in terms of power, delay and PowerDelay Product prospects.

 

REFERENCES

[1] “Power and delay comparison between different types of circuits”. ISSN 2278-8875, Volume 1, Issue 3, September 2012.
[2] “Performance analysis of Low power full adder cells using 45nm CMOS technology”. ISSN 2250-2459, Volume 4, Issue 1, January 2014.
[3] “Comparative analysis of conventional CMOS and energy efficient adiabatic logic circuits”. ISSN 2250-2459, Volume 3, Issue 9, September 2013.
[4] “Design of energy efficient full adder using hybrid CMOS logic style”. ISSN 2231-1963, Volume 2, Issue 1, January 2012.
[5] “An efficient adiabatic circuit design approach for low power applications”. Volume 2, No.1, November 2009.
[6] “Power efficient VLSI inverter design using adiabatic logic and estimation of power dissipation using VLSI-EDA tool”. IJCCT. Volume 2, Issue 2,3,4; December 2010.
[7] “A new full adder cell for low power applications”. A.M. shams, M.A. Bayougi.
[8] “CMOS/BiCMOSULSi Low Voltage, Low Power”. Kiat-seng Yeo, Samir s. Rofail, Wang-Ling Goh.
[9] , M. S., Inthiyaz, S., Vamsi, C. K., Ahammad, S. H., Sai Lakshmi, K., VenuGopal, P., &BalaRaghavendra, A. (2019). Power optimization using dual SRAM circuit. International Journal of Innovative Technology and Exploring Engineering, 8(8), 1032-1036.
[10] Siva Kumar, M., Inthiyaz, S., Venkata Krishna, P., JyothsnaRavali, C., Veenamadhuri, J., Hanuman Reddy, Y., & HasaneAhammad, S. (2019). Implementation of most appropriate leakage power techniques in VLSI circuits using NAND and nor gates. International Journal of Innovative Technology and Exploring Engineering, 8(7), 797-801
[11] KVS Sree Sailajaa Vidyadhari, Sanath Kumar Tulasi. Design ALU Based online BIST for Multi Word-Width RAM’s. International Journal of Innovative Technology and Exploring Engineering, vol(2), pp-24 -32,(2015)
[12] MD Mudasir, TulasiSanath Kumar, Multioperand Redundant Adders on FPGAs, International Journal of Innovative Technology and Exploring Engineering, ISBN: 978 – 1505606395
[13] [ Pamulu, K., Murali Krishna, B., Madhumati, G.L., Khan, H. FPGA implementation of multi-bit flip-flop based on power optimization technique (2015) International Journal of Applied Engineering Research, 10 (14), pp. 34042-34046. .