International Journal of Scientific & Technology Research

Home About Us Scope Editorial Board Blog/Latest News Contact Us
10th percentile
Powered by  Scopus
Scopus coverage:
Nov 2018 to May 2020


IJSTR >> Volume 9 - Issue 3, March 2020 Edition

International Journal of Scientific & Technology Research  
International Journal of Scientific & Technology Research

Website: http://www.ijstr.org

ISSN 2277-8616

Analysis And Design Of Fir Filter Using Modified Carry Look Ahead Multiplier

[Full Text]



S. Dhanasekaran, T.Thamaraimanalan, V.Anandkumar , A.Manikandan



Carry Look Ahead Adder, FIR Filter, Multiplier, Digital Signal Processing



The dynamic growth in portable multimedia devices and communication system has increased the demand for area and power efficient high-speed Digital Signal Processing (DSP) system. The Finite Impulse Response (FIR) Filter is the important component for designing an efficient digital signal processing system. Usage of digital Finite Impulse Response (FIR) filter is one of the prime block in DSP. Digital multipliers and adders are the most critical arithmetic functional units in FIR filters and also decides the performance of whole system. Thus, the low power system design has become a major performance goal. This paper proposes an FIR filter which is designed using Carry-Look ahead adder and multiplier. Where the multiplier is proposed by internal circuit of Modified Carry Look ahead Adder. Carry-Look ahead Adder (CLA) is used for addition operation which uses fastest carry generation technique to increases the speed by reducing the time required to fix carry bits and multiplier performs multiplication process in a hierarchical manner. Thus, the proposed method can minimize the active power and delay of the FIR filter. The tentative results shows that the FIR filter using proposed multiplier method achieves less amount of delay and power reduction compared to conventional method. The proposed FIR filter is programmed using Verilog code and was synthesized and implemented using Xilinx ISE 14.7 tool. and the power is analyzed using Xpower analyzer.



[1] M. Agarwal, R. Barsainya, and T. K. Rawat, “Implementation of low power reconfigurable parametric equalizer with row bypassing multiplier on fpga,” in Computing, Communication and Automation (ICCCA), 2016 International Conference on. IEEE, 2016, pp. 1352–1357.
[2] S. Dhanasekaran, T. Thamaraimanalan, R. Sudha Anandhi and A. Mohanapriya, “Comparative Analysis of Low Power and High Speed Performance in 8-bit Different Multipliers,” Journal of Advanced Research in Dynamical & Control Systems, Vol. 10, 04-Special Issue, 2018 , pp. 89- 93.
[3] V. N. Kumar, K. R. Nalluri, and G. Lakshminarayanan, “Design of area and power efficient digital fir filter using modified mac unit,” in Electronics and Communication Systems (ICECS), 2015 2nd International Conference on. IEEE, 2015, pp. 884–887.
[4] E. Prabhu, H. Mangalam, and K. Saranya, “Design of low power digital fir filter based on bypassing multiplier,” International Journal of Computer Applications, vol. 70, no. 9, 2013.
[5] M. M. Mahmoud, D. A. El-Dib, and H. A. Fahmy, “Low energy pipelined dual base (decimal/binary) multiplier, dbm, design,” Microelectronics Journal, vol. 65, pp. 11–20, 2017.
[6] Z. Abid, H. El-Razouk and D.A. El-Dib, “Low power multipliers based on new hybrid full adders”, Microelectronics Journal, Volume 39, Issue 12, Pages 1509-1515, 2008
[7] Hasan Krad and Aws Yousif Al-Taie, “Performance Analysis of a 32-Bit Multiplier with a Carry-Look-Ahead Adder and a 32-bit Multiplier with a Ripple Adder using VHDL”, Journal of Computer Science 4 (4): 305-308, 2008
[8] M. Keerthi, “FPGA Implementation of Distributed Arithmetic for FIR filter”, IJERT Vol. 1, Issue 9, November- 2012.
[9] Bahram Rashidi, “Low Power FPGA Implementation of Digital FIR Filter based on Low Power Multiplexer Base Shift/Add Multiplier”, International Journal of Computer Theory and Engineering, Vol. 5, No. 2, April 2013.
[10] Mengxue Lei, “Design of High Speed FIR filter with Distributed Parallel Structure”, IEEE Information Technology, Networking, Electronic and Automation Control Conference- May 2016.
[11] Mohanty BK, Meher PK. A high-performance FIR filter architecture for fixed and reconfigurable applications. IEEE transactions on very large scale integration (vlsi) systems. 2016 Feb; 24(2): 444–-52.
[12] R. M. Deshmukh and R. Keote, “Design of polyphase fir filter using bypass feed direct multiplier,” in Communications and Signal Processing (ICCSP), 2015 International Conference on. IEEE, 2015, pp. 1640– 1643
[13] Vishwanath BR, Theerthesha TS. Multiplier using canonical signed digit code. International Journal for Research in Applied Science & Engineering Technology (IJRASET). 2015; 3(5): 415–20.
[14] Kamble P, Deote N, Wanjari N, Gaikwad S. Implementation of FIR filter structure for audio application using XilinxSystem generator. International Journal of Advanced Research in Computer Science and Software Engineering. 2015; 5(1): 762–5.
[15] Yan and Chen, “Low-cost low-power bypassing-based multiplier design,” in Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on. IEEE, 2010, pp. 2338–2341.
[16] N. T. A. El-Kheir, M. S. El-Kharashi, and M. A. El-Moursy, “A low power programmable fir filter using sharing multiplication technique,” in IC Design & Technology (ICICDT), 2012 IEEE International Conference on. IEEE, 2012, pp. 1–4.
[17] Asadi, P. and K. Navi “A novel high-speed 54-54-bit multiplier”, Am. J. Applied Sci., 4 (9): 666-672, 2007
[18] Wakerly, J.F., 2006. Digital Design-Principles and Practices. 4th Edn. Pearson Prentice Hall, USA.ISBN: 0131733494.
[19] B. Ramkumar and Harish M Kittur, “Low power and area efficient carry select adder”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol 20, no. 2,pp. 371-375,Feb 2012
[20] S. Murugeswari and S.K. Mohideen, “Design of Area Efficient and Low Power Multipliers using Multiplexer based Full Adder”, Proceedings of 2nd International Conference on Current Trends in Engineering and Technology, pp. 388-392, 2014.