IJSTR

International Journal of Scientific & Technology Research

IJSTR@Facebook IJSTR@Twitter IJSTR@Linkedin
Home About Us Scope Editorial Board Blog/Latest News Contact Us
CALL FOR PAPERS
AUTHORS
DOWNLOADS
CONTACT
QR CODE
IJSTR-QR Code

IJSTR >> Volume 3- Issue 2, February 2014 Edition



International Journal of Scientific & Technology Research  
International Journal of Scientific & Technology Research

Website: http://www.ijstr.org

ISSN 2277-8616



Automatic Test Generation For Digital Circuits

[Full Text]

 

AUTHOR(S)

S. Hemalatha

 

KEYWORDS

Index terms: Automatic Test Equipment (ATE), BBATG method, BIST method, Test Generation, Detect Test, Diagnosis Test, FPGA, VLSI Digital Circuits.

 

ABSTRACT

ABSTRACT: Current VLSI manufacturing processes suffer from larger defective parts ratio, partly due to numerous emerging defect types. While traditional fault models, such as the stuck at and transition delay fault models are still widely used, they have been shown to be inadequate to handle these new defects. The main aim is to develop a complete behavioral fault simulation and automatic test pattern generation (ATPG) system for digital circuits modeled in verilog and VHDL. An integrated Automatic Test Generation (ATG) and Automatic Test Executing/Equipment (ATE) system for complex boards is developed here. An ATG technique called Behavior-Based Automatic Test Generation technique (namely BBATG) is developed. BBATG uses the device behavior fault model and represents a circuit board as interconnection of devices. The other method used here is novel test pattern generator (TPG) for built-in self-test. A multiplexer is developed to generate a class of minimum transition sequences. The entire hardware is realized as digital logical circuits and the test results are simulated in Xilinx and Model sim software. Gate level simulation is not an effective solution for complex microcircuits. The low cost, versatile and reconfigurable FPGA-based ATE is implemented called FATE to support in ASIC development phase. The results of this research show that behavioral fault simulation will remain as a highly attractive alternative for the future generation of VLSI and system-on-chips (SoC).

 

REFERENCES

[1]. Huxun Chen, DeQing Chen, Jinlin Ye, Weizhou Cao, Lei Gao “An Integrated Automatic Test Generation and Executing System” IEEE Conference Sept 2011.

[2]. Luca Mostardini, Luca Bacciarelli, Luca Fanucci, Lorenzo Bertini, Marco Tonarelli “FPGA-based Low-cost Automatic Test Equipment for Digital Integrated Circuits” IEEE International Workshop Sept 2009.

[3]. Mohmed Elbably” An Automatic testing of PLDs”Nineteenth National Radio Science Conference ,March 19-23,2002

[4]. C. Giaconia, A. Di Stefano, G. Capponi, “Reconfigurable digital instrumentation based on FPGA System-on-Chip for Real-Time Applications,” 2003. Proceedings. The 3rd IEEE International Workshop, 30 June-2 July 2003, pp. 120 – 122.

[5]. Ranin Roosta, VLSI Test Automation: Fault Modeling, Ph.D Dissertation, EE623, Department of Electrical and Computer Engineering, California State University, Northridge.

[6]. IEEE Std 1149.1-2001, Annex B: “Boundary-scan description language”

[7]. http://www.verigy.com/ (Verigy website)

[8]. http://www.advantest.com/ (Advantest website)

[9]. W. Quddus, A. Jas, and N.Touba, “Contiguration Self-Test In FPGA-Based Reconfigurable Systems,” Master Thesis, Dept. of ECE university of Texas at Austin, May 1999.

[10]. http://www.inovys.com/ (Inovys website)

[11]. http://www.nextest.com/ (Nextest website)

[12]. S. Hauch, “The roles on FPGA’s in reprogrammable systems,” in Proceedings of The IEEE, vol. 86, no. 4, April 1998.

[13]. S. Konala, P. Chen, and M. Abramovici, “Built-In-Self-Test of Logic Blocks in FPGAs,” Proc. IEEE VLSI Test Symposium, 1996, pp. 387-392.

[14]. C. Stroud, E. Lee, S. Yonala, and M. Abramovici, “Using ILA Testing for BIST in FPGAs,” Proc. Of International Test Conference IEEE, 1996, pp. 68-75.

[15]. E.M. Saad, I.E. Talkhan, I.M. Sayed, “A proposed ATE for digital systems Radio Science Conference,” 1996. NRSC '96., Thirteenth National, 19-21 March, 1996, pp. 209 – 220.

[16]. Nier mann, T., Patel, J.H. HITEC: “A test generation package for sequential circuits”, Proceeding of the European Conference on Volume, Issue, 25-28 Feb 1991 Pages;214-218