IJSTR

International Journal of Scientific & Technology Research

Home About Us Scope Editorial Board Blog/Latest News Contact Us
0.2
2019CiteScore
 
10th percentile
Powered by  Scopus
Scopus coverage:
Nov 2018 to May 2020

CALL FOR PAPERS
AUTHORS
DOWNLOADS
CONTACT

IJSTR >> Volume 9 - Issue 3, March 2020 Edition



International Journal of Scientific & Technology Research  
International Journal of Scientific & Technology Research

Website: http://www.ijstr.org

ISSN 2277-8616



Power And Performance Analysis Of Cache Memory Using Cache Compression Technique

[Full Text]

 

AUTHOR(S)

Dr R Arun Prasath, Dr R Velmani

 

KEYWORDS

Energy Consumption, Cache Compression, Cache Decompression, L1/L2 Data Cache.

 

ABSTRACT

In this article, another bunch based chain of importance store consistency plot for enormous scale NoC-based disseminated memory structures. Depict the progressive association of memory. In this record, I propose equipment helped information pressure as an apparatus to decrease the force utilization of processor-based frameworks. Propose another and proficient design for the pressure and decompression of information on the fly whose field of activity is the reserve to memory way. Uncompressed store lines are compacted before being revamped in principle memory and decompressed when reserve reloads are performed. To investigate two sorts of table-based pressure plans. The main, in view of the formation of disconnected information profiles, is especially appropriate for coordinated frameworks, where the consistency of the informational collection is normally higher than when all is said in done reason frameworks. The second arrangement we present is versatile, that is, it settles on choices about whether the information words ought to be packed by the information insights of the program being executed. This report depicts the execution subtleties of an equipment pressure and decompression unit to enhance power utilization in processor-based frameworks. In all cases, information pressure and decompression are performed on the fly in the reserve to memory way. Uncompressed store fines are compacted before they are reworked in principle memory and decompressed when reserve reloads happen. This record finishes and expands these past commitments by giving proof on the achievability of the proposed pressure structures by explicitly tending to equipment execution issues.

 

REFERENCES

[1] Alejandro Valero, Julio Sahuquillo, Member, IEEE, Vicente Lorente, Salvador Petit, Member, IEEE, Pedro López, Member, IEEE, and José Duato, Impact on Performance and Energy of the Retention Time and Processor Frequency in L1 Macrocell-Based Data Caches . IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 20, No. 6, June 2012.
[2] Z. Hu, P. Juang, P. Diodato, S. Kaxiras, K. Skadron, M. Martonosi, and D. W. Clark, “Process variation tolerant 3T1D-Based cache architectures,” in Proc. Int. Symp. Low Power Electron. Design, 2002, pp.52–55.
[3] Memory Energy Minimization by Data Compression: Algorithms, Architectures and Implementation Luca Benini, Member, IEEE, Davide Bruni, Alberto Macii, Associate Member, IEEE, and Enrico Macii, Senior Member, IEEE,2004.
[4] T. Kirihata, P. Parries, D. R. Hanson, H. Kim, J. Golz, G. Fredeman, R. Rajeevakumar, J. Griesemer, N. Robson, A. Cestero, B. A. Khan, G. Wang, M.Wordeman, and S. S. Iyer, “An 800-MHz embedded DRAM with a concurrent refresh mode,” IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1377–1387, Jun. 2005.
[5] R.Arun Prasath, Dr. P.Ganeshkumar, “Design of Low Power Level Shifter Circuit with Sleep Transistor Using MultiSupply Voltage Scheme”, “Circuits and Systems” Volume 07, Issue 07, pp. 1132- 1139, ISSN: 2153-1293, 2016.
[6] S. Petit, J. Sahuquillo, J. M. Such, and D. Kaeli, “Exploiting temporal locality in drowsy cache policies,” in Proc. 2nd Conf. Comput. Frontiers, 2005, pp. 371–377.
[7] A.Valero, J. Sahuquillo, S. Petit, V. Lorente, R. Canal, P. López, and J. Duato, “An hybrid eDRAM/SRAM macrocell to implement first-level data caches,” in Proc. 42th Annu. IEEE/ACM Int. Symp. Microarch., 2009, pp. 213–221.
[8] S. Kaxiras, Z. Hu, and M. Martonosi, “Cache decay: Exploiting generational behavior to reduce cache leakage power,” in Proc. 28th Annu. Int. Symp. Comput. Arch., 2001, pp. 240–251.
[9] R. E. Matick and S. E. Schuster, “Logic-based eDRAM: Origins and rationale for use,” IBM J. Res. Develop., vol. 49, no. 1, pp. 145–165, 2005.
[10] S. Petit, J. Sahuquillo, J. M. Such, and D. Kaeli, “Exploiting temporal locality in drowsy cache policies,” in Proc. 2nd Conf. Comput. Frontiers, 2005, pp. 371–377.
[11] W. Zhao and Y. Cao, “Predictive technology model for Nano-CMOS design exploration,” J. Emerg. Technol. Comput. Syst., vol. 3, no. 1, pp. 1–17, 2007.
[12] Z. Hu, P. Juang, P. Diodato, S. Kaxiras, K. Skadron, M. Martonosi, and D. W. Clark, “Process variation tolerant 3T1D-Based cache archi-tectures,” in Proc. Int. Symp. Low Power Electron. Design, 2002, pp.52–55.
[13] R.Arun Prasath, Dr. P.Ganeshkumar & E Sakthivel, “Performance Improvement of Hardware/Software Architecture for Real-Time Bio Application Using MPSoC”, “Intelligent Automation & Soft Computing (Taylor & Francis)” Volume 23, Issue 02, pp. 351-357, October, 2016.