IJSTR

International Journal of Scientific & Technology Research

Home About Us Scope Editorial Board Blog/Latest News Contact Us
Scopus/Elsevier
(Re-evaluation in-progress)
CALL FOR PAPERS
AUTHORS
DOWNLOADS
CONTACT

IJSTR >> Volume 9 - Issue 4, April 2020 Edition



International Journal of Scientific & Technology Research  
International Journal of Scientific & Technology Research

Website: http://www.ijstr.org

ISSN 2277-8616



Pre Charge Free, Ternary Content Addressable Memory

[Full Text]

 

AUTHOR(S)

Venkata Ramana Datti, P.V.Sridevi

 

KEYWORDS

Ternary Content addressable memory (TCAM) cell, low power, NOR-type matchline, precharge.

 

ABSTRACT

For searching the data parallely the most widely used hardware is Ternary Content addressable memory (TCAM).The parallel searching gives high speed but also consumes high power. For higher search speed applications, NOR type matchline TCAMs are useful and NAND type matchline TCAMs are useful for low power applications. The NOR-type matchline TCAM requires high power, therefore, the reduction of its power consumption is the objective of many described designs. Here, a novel precharge free TCAM is proposed .The proposed TCAM power consumption is 20% less than the NOR type matchline TCAM. Simulations performed with cadence 45-nm technology.

 

REFERENCES

[1] Mohammed Zackriya, Harish M Kittur, “Precharge free, Low power Content Addressable Memory,” IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.24, no. 8, pp. 2614-2621, Aug 2016.
[2] K. Pagiamtzis and A. Sheikholeslami, “Content-Addressable memory(CAM) circuits and architectures: A tutorial and survey,” IEEE J. Solid- state circuits, vol.41, no. 3, pp. 712-727, Mar.2006.
[3] S. K. Maurya and L. T. Clark , “A dynamic longest prefix matching content addressable memory for IP routing,” IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.19, no. 6, pp. 963-972,Jun. 2011.
[4] A. Bremler-Barr and D. Hendler, “Space-efficient TCAM-based classificationusing gray coding,” IEEE Trans. Comput., vol. 61, no. 1, pp. 18–30, Jan. 2012.
[5] Y. C. Chin, R. Sridhar, V. Demjanenko, P. W. Palumbo and S. N. Srihari, “A Special purpose content addressable memory chip for real-time image processing,” IEEE J. Solid- state circuits, vol.27, no. 5, pp. 737-744, May.1992.
[6] S. M. Jalaleddine, “Associative memories and processors: The exact match paradigm,” J. King Saud Univ.-Comput. Inf. Sci., vol. 11, pp.45–67,Mar.2013.[Online]. Available: http://www.sciencedirect.com/science/article/pii/S1319157899800032May 1992.