International Journal of Scientific & Technology Research

IJSTR@Facebook IJSTR@Twitter IJSTR@Linkedin
Home About Us Scope Editorial Board Blog/Latest News Contact Us

IJSTR >> Volume 1 - Issue 5, June 2012 Edition

International Journal of Scientific & Technology Research  
International Journal of Scientific & Technology Research

Website: http://www.ijstr.org

ISSN 2277-8616

Design And Analysis of Clocked Subsystem Elements Using Leakage Reduction Technique

[Full Text]



Sanjay Singh, S.K. Singh, Mahesh Kumar Singh, Raj Kumar Sagar



Flip-flop, leakage power, stack transistor and pulse generator.



As the density and operating speed of CMOS VLSI chips increases, leakage power dissipation becomes more and more significant. This paper presents a leakage power behavior in Pulse triggered flip-flop. All the designs are simulated with and without the application of leakage reduction techniques and the readings are presented. By analyzing the leakage path of flip flops we propose a method to reduce the leakage power of flip flops in this paper. The circuit are simulated using TANNER Tool SPICE simulator. The result at a frequency of 400MHz shows that proposed Flip-flop consume less power.



[1] Dejan Markovic, Borivoje Nikolic and Robert W.
Brodersen, Analysis and Design of Low-Energy Flip-
Flops, ISPLED’01, August, 2001, pp 52-55.

[2] Vladmir Stojanovic, Vojin G. Oklobdzija and
Raminder Bajwa, A Unified Approach in the Analysis of
Latches and Flip-Flops for Low-Power Systems, ISPLED’98, August 10-12, 1998, pp 227-232.

[3] Vladmir Stojanovic and Vojin G. Oklobdzija,
Comparative Analysis of Master-Slave Latches and Flop-
Flops for High-Performance and Low-Power Systems,
IEEE JSSC, April 1999, pp536-548.

[5] Nikola Nedovic and Vojin G. Oklobdzija, Hybrid
Latch Flip-Flop with Improved Power Efficiency,
(SBCCI'00), pp. 211–215.

[6] Nikola Nedovic and Vojin G. Oklobdzija, Dynamic
Flip-Flop with Improved Power, 26th European Solid-
State Circuits Conference Stockholm, Sweden, 19-21
September 2000,pp. 323-326.

[7] Nikolic et al., “Improved sense-amplifier-based flipflop:Design and measurement,” IEEE Jouranal of Solid-State Circuit, vol. 35, no. 6pp.876-884, June 2000.

[8] Nedovic N. and Oklobdzija V.G.. (2005): Dual Edge Triggered Storage Elements and Clocking Strategy for Low Power Systems, IEEE Transactions on VLSI Systems, Vol. 13, No. 5, pp. 577-590.

[9] Johnson M.C., Somasekhar D., Chiou L.Y., and Roy (2002): Leakage Control with Efficient Use of Transistor Stacks in Single threshold CMOS, IEEE Trans. VLSI, vol.
10, no.1, pp. 1-5.

[10] Markovic D., Nikolic B., and Brodersen R.W. (2001): Analysis and Design of Low Energy Flip-Flops, International Symposium on Low Power Electronics and Design Tech. Dig., pp.52-55.

[11] Borivoje Nikolic (2008): Design in the Power–Limited Scaling Regime, IEEE transactions on Electron Devices, Vol. 55, No. 1, pp.71-83.

[12] S. Shigematsu et al., "A 1-V high-speed MTCMOS circuit scheme for power-down applications," in Proc. IEEE Symp. VLSI Circuits.Dig. Tech. Papers, 1995, pp. 125-126.

[13] T. kobayashi and T. Sakurai, "Self-adjusting threshold-voltage scheme(SATS) for low-voltage high-speed operation," in Proc. IEEE Custom Integrated Circuits Conf, 1994, pp.271-274.

[14] F.klass et al., “A new family of semidynamic and dynamic flip flops with embedded logic for high-performance procesors,”IEEE JSSC, vol.34,no.5,pp.712-,may1999.

[15] http://www- device.eecs.Berkeley.edu/~ptm/mosfet.