IJSTR

International Journal of Scientific & Technology Research

IJSTR@Facebook IJSTR@Twitter IJSTR@Linkedin
Home About Us Scope Editorial Board Blog/Latest News Contact Us
CALL FOR PAPERS
AUTHORS
DOWNLOADS
CONTACT
QR CODE
IJSTR-QR Code

IJSTR >> Volume 3- Issue 6, June 2014 Edition



International Journal of Scientific & Technology Research  
International Journal of Scientific & Technology Research

Website: http://www.ijstr.org

ISSN 2277-8616



Design Of Area And Speed Efficient Square Root Carry Select Adder Using Fast Adders

[Full Text]

 

AUTHOR(S)

K.Mariya Priyadarshini, N.V.N. Ravi Kiran, N. Tejasri, T.C. Venkat Anish

 

KEYWORDS

Key Words: fast adders, Carry Select Adder (CSA), Modified Carry Select Adder (MCSA), Carry Skip Adder (CSA), Carry Look-Ahead Adder (CLA).SQCSA, Modified SQCSA.

 

ABSTRACT

Abstract: Area and speed are the most important design objectives in integrated circuits. As addition is the basic operation of all computer arithmetic, adders are one of the widely used components in digital integrated circuit design. Since propagation of carry is of major concern in designing efficient adders, this paper presents different fast adders and their performance analysis. Among all the adders discussed Square root Carry Select Adder (SQCSA) provides a good compromise between cost and performance. As, Conventional SQCSA is still area consuming due to dual Ripple Carry Adder(RCA)structures, modifications are done at gate level to reduce area. Modified SQCSA is designed using fast adders like Carry Skip Adder (CSA) and Carry Look-Ahead Adder (CLA) to increase the speed of operation.

 

REFERENCES

[1] Kuldeep rawat,Tarek Darwish, and Magdy Bayoumi, “A low power and reduced area Carry Select Adder”, 45th Midwest Symposium and circuits and systems, vol.1,PP.467-470, March 2002.

[2] O.J.Bedrij, “Carry-Select Adder”, IRE transactions on Electronics computers, vol.EC-11, pp.340-346, June 1962.

[3] B.Ramkumar, Harish M Kittur and P. Mahesh Kannan, “ASIC implementation of Modified Faster Carry Save Adder”, European journal of scientific research, vol.42,pp.53-58, 2010.

[4] M.Moris Mano, “Digital Design”, Pearson Education, 3rd edition 2002.

[5] Singh, R.P.P.; Kumar, P.; Singh, B., “Performance Analysis of Fast Adders Using VHDL”, Advances in Recent Technologies in Communication and Computing, 2009.

[6] A Tyagi. “A reduced area scheme for carry select adders“, IEEE Trans. On computer, vol.42, pp.1163-1170,1993.

[7] J.M.Rabaey, “Digital Integrated Circuits-A Design Perspective”, New Jersey, Prentice-Hall, 2001.

[8] E. Abu-Shama and M. Bayoumi, “A New cell for low power adders,” in Proc.Int.