IJSTR

International Journal of Scientific & Technology Research

IJSTR@Facebook IJSTR@Twitter IJSTR@Linkedin
Home About Us Scope Editorial Board Blog/Latest News Contact Us
CALL FOR PAPERS
AUTHORS
DOWNLOADS
CONTACT
QR CODE
IJSTR-QR Code

IJSTR >> Volume 5 - Issue 6, June 2016 Edition



International Journal of Scientific & Technology Research  
International Journal of Scientific & Technology Research

Website: http://www.ijstr.org

ISSN 2277-8616



Sobel Edge Detection Using FPGA-Artix®-7

[Full Text]

 

AUTHOR(S)

Parth V. Parikh, Bhinjan A. Dalwadi, Ghanshyam D. Zambare

 

KEYWORDS

Image Processing, Edge Detection, Sobel Operator, Sobel Top Module, VHDL, Xilinx® Artix®-7, VGA display.

 

ABSTRACT

Image processing requires extensive calculation. Image processing is conventionally done on CPU. Image processing on CPU is slow due to its sequential processing method. However FPGAs can be seen as an option to speed up image processing without increasing the clock speed because they allow parallel processing. In this project FPGA is used to implement the edge detection operation on image. The Sobel algorithm is used to detect the edges in an image. The Sobel algorithm is implemented on Artix®-7 Field Programmable Gate Array (FPGA) from Xilinx® using Hardware Description Language (HDL) and Intellectual Property (IP) cores.

 

REFERENCES

[2] Raman Maini and Dr. Himanshu Aggarwal, "Study and Comparison of Various Image Edge Detection Techniques," International Journal of Image Processing, p. 12.

[3] Tsutomu Maruyama and Yoshiki Yamaguchi Shuichi Asano, "PERFORMANCE COMPARISON OF FPGA, GPU AND CPU IN IMAGE PROCESSING," IEEE, p. 6, 2009.

[4] Xilinx. (2011, January) Xilinx. [Online]. HYPERLINK "http://www.xilinx.com/support/documentation/ip_documentation/bram_block.pdf" http://www.xilinx.com/support/documentation/ip_documentation/bram_block.pdf

[5] Xilinx. (2012, January) Xilinx DS614 LogiCORE IP Clock Generator (v4.03a), Datasheet. [Online]. HYPERLINK "http://www.xilinx.com/support/documentation/ip_documentation/clock_generator/v4_03_a/clock_generator.pdf" http://www.xilinx.com/support/documentation/ip_documentation/clock_generator/v4_03_a/clock_generator.pdf

[6] Shahabuddin. Inamdar, "VHDL Coding Style Guidelines," University of South Florida, 2004.

[7] Xiaoguang Zhang, Lei Yang, and Huizhong Liu, "An improved sobel edge detection," 3rd IEEE international conference , pp. 67-71, 2010.