IJSTR

International Journal of Scientific & Technology Research

Home About Us Scope Editorial Board Blog/Latest News Contact Us
0.2
2019CiteScore
 
10th percentile
Powered by  Scopus
Scopus coverage:
Nov 2018 to May 2020

CALL FOR PAPERS
AUTHORS
DOWNLOADS
CONTACT

IJSTR >> Volume 8 - Issue 7, July 2019 Edition



International Journal of Scientific & Technology Research  
International Journal of Scientific & Technology Research

Website: http://www.ijstr.org

ISSN 2277-8616



Analysis Of DPA Resistant Adiabatic Logic Style In Low Power Adder Circuits

[Full Text]

 

AUTHOR(S)

Lavanya R, Karpagam M

 

KEYWORDS

DPA, adiabatic logic, low power, arithmetic circuits, charge sharing, cryptography.

 

ABSTRACT

This paper analyzes the ability of adiabatic logic with charge sharing mechanism to implement low power adder circuits. Power consumption comparison with variety of adiabatic logic structures and static CMOS logic is made. Simulation results show that charge sharing adiabatic technique achieves 81% power reduction on the average with reference to 2N-2N2P, ECRL and SyAL logic. Hence charge sharing DPA resistant logic style is evaluated through implementation of adder circuits which are used as secondary elements in cryptographic algorithms.

 

REFERENCES

[1] P. C. Kocher, J. Jaffe, and B. Jun, “Differential power analysis,” Int. Advances in Cryptology Conference (CRYPTO ’99), Santa Barbara, CA, Aug. 15–19, 1999, pp. 388–397.
[2] K. Tiri, M. Akmal, and I. Verbauwhede, “A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards,” European Conf. Solid-State Circuits (ESSCIRC '02), Firenze, Italy, Sept. 24-26, 2002, pp. 403-406.
[3] Cancio Monteiro, Yasuhiro Takahashi, and Toshikazu Sekine, “Survey on Secure Adiabatic Logic for Countermeasure against Side-Channel Attacks”, IEICE technical report. Electromagnetic compatibility 112(361), 2012.
[4] M. Bucci, L. Giancane, R. Luzzi, and A. Trifiletti, “Three-phase dual-rail pre-charge logic,” Proc. Workshop on Cryptographic Hardware and Embedded Systems (CHES ’06), Yokohama, Japan, Oct. 10–13, pp. 232–234.
[5] M. Khatir, and A. Moradi, “Secure adiabatic logic: A low-energy DPA-resistant logic style,” Cryptology ePrint Archive, Report 2008/123, 2008.
[6] Yomg Moon, and Deong-Kyon Jeong, “An Efficient Charge recovery logic circuit,” IEEE Journal of solid state circuits, vol. 31, no.4, Apr. 1996, pp. 514-522.
[7] Byong-Deok Choi, Kyung Eun Kim, Ki-Seok Chung, and Dong Kyue Kim, “Symmetric Adiabatic Logic Circuits against Differential Power Analysis,” ETRI Journal, vol. 32, no. 1, Feb. 2010, pp.166-168.
[8] Câncio Monteiro, Yasuhiro Takahashi, and Toshikazu Sekine, “Charge-sharing symmetric adiabatic logic in countermeasure against power analysis attacks at cell level,” Microelectronics Journal, vol. 44, no. 6, June 2013, pp. 496-503
[9] C. Monteiro, Y. Takahashi, and T. Sekine, “A comparison of cellular multiplier cell using secure adiabatic logics,” Proc. Int. Conf. Circuit System, Computers and Communications (ITC-CSCC ’12), Sapporo, Japan, July 15-18, 2012.