International Journal of Scientific & Technology Research

Home About Us Scope Editorial Board Blog/Latest News Contact Us
10th percentile
Powered by  Scopus
Scopus coverage:
Nov 2018 to May 2020


IJSTR >> Volume 8 - Issue 11, November 2019 Edition

International Journal of Scientific & Technology Research  
International Journal of Scientific & Technology Research

Website: http://www.ijstr.org

ISSN 2277-8616

Efficient Configurable Crossbar Switch Design For Noc

[Full Text]



Vivek tiwari, Kavita khare



Network-on-Chip; NoC router; crossbar switch; Xilinx; RTL simulation, MUX;



Network-on-Chip is an emerging paradigm for integrating very high number of Intellectual Property blocks on a single Integrated Chip. Crossbar switch is one of the important parts of NoC. In this paper, 2x1 MUX are used instead of existing crossbar design with 4x1 MUX, to meet the requirement of high speed networks. The proposed design reduces area by 40% and delay by 7.14 % as compared to 2-D cross bar switch as well as conventional crossbar switch. The functional verification and synthesis of proposed cross bar switch design is done by using Xilinx ISE 9.2i



[1] W. J. Dally and B. Towles, “Route packets, not wires: on-chip interconnection networks,” in Proceedings of the 38th Design Automation Conference, Las Vegas, Nev, USA, pp. 684–689, June 2001.
[2] W. J. Dally and B. P. Towles. Principles and practices of interconnection networks. Morgan Kaufmann Publishers, ISBN: 0122007514, San Francisco, CA, 2004.
[3] J. Nurmi, “Network-on-chip: A new paradigm for system-on-chip
design,” in Proc. IEEE Syst.-Chip, Nov., pp. 2–6, 2005.
[4] B. S. Feero and P. P. Pande, “Networks-on-chip in a three-dimensional environment: A performance evaluation,” IEEE Trans. Compute., vol. 58,no. 1, pp. 32–45, Jan. 2009.
[5] R. Marculescu, U. Y. Ogras, L.-S. Peh, N. E. Jerger, and Y. Hoskote, “Outstanding research problems in NoC design: System, microarchitecture, and circuit perspectives,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 28, no. 1, pp. 3–21, Jan. 2009.
[6] S. Bansal, S. Sharma, and N. Sharma “ Design of Configurable Power Efficient 2-Dimensional Crossbar Switch For Network-on-Chip(NoC )” IEEE International Conference On Recent Trends In Electronics Information Communication Technology, India , pp. 1514–1517 May 20-21, 2016.
[7] L. Mingche, G. Lei, S. Wei, and W. Zhiying, “Escaping from blocking: A dynamic virtual channel for pipelined routers,” in Proc. Int.Conf. Complex, Intell., Softw. Intensive Syst., Barcelona, Spain, pp. 795–800,2008.
[8] A. Khodwe, V.K. Rajput, C.N. Bhoyar and P. M. Nerkar, “Design of Reconfigurable Crossbar Switch for BiNoC Router,” International Journal on Recent and Innovation Trends in Computing and Communication. Volume: 1 Issue: 4, pp 234–240, April 2013.
[9] D. Park, A.Vaidya, A. Kumar and M. Azimi, “MoDe-X: Microarchitecture of a Layout-Aware Modular Decoupled Crossbar for On-Chip Interconnects,” IEEE Transactions On Computers, Vol. 63, No. 3, pp. 622-636, March 2014.
[10] J. Kim, C. Nicopoulos, D. Park, V. Narayanan, M.S. Yousif, and C.R. Das, "A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks," Proc. 33rd Ann. Int'l Symp. Computer Architecture(ISCA),pp 4-15, 2006.
[11] K. lee et al., "Low-Power Network-on-Chip for High-Performance SoC Design," IEEE Transactions on Very Large Scale Integration (VlSI) Systems, vol. 14, no. 2, pp. 148-160,2006.
[12] G. de Micheli and L. Benini, “Networks on chip: A new paradigm for systems on chip design,” in Proc. DATE,pp. 2–6,2002.
[13] G. Ascia, V. Catania, and M. Palesi, “Multi-objective mapping for
mesh-based NoC architectures,” in Proc. ISSS-CODES, pp.182–187,2004.
[14] K. Goossens, L. Mhamdi and I. V. Senim, “Internet Router Buffered Crossbars Based On Networks-On-Chip,” 12th Euromicro Confrence On Digital System Design/ Architectures, Methods and Tools,pp. 365-374, 2009.
[15] C. H. Hoo and Akash Kumar, “An Area-Efficient Partially Reconfigurable Crossbar Switch With Low Configuration Delay,” 978-1-4673-2256-0, IEEE,pp. 400 – 406,2012.
[16] S. Abovyan, G. Patrosyan and T. Harutyunyan, “Architecture Of Queued-Free Crossbar For On-Chip-Network,” 978-1-4244-9556-6, IEEE,pp.114-121, 2010.
[17] S. Malipatil and Rekha S, “Design And Analysis of 10 Port Router for Network-On-hip (NoC),” International Confrence On Pervasive Computing (ICPC),pp.1-3, 2015.
[18] S. Kumar and A. Srivastava , “Design And Implementation of Crossbar Switch in NS2,” 5th ICCCNT, Hefei, China, pp.11-13, July 2014.
[19] Y. Lee, J. M. Jou and Y. Chen, “A High-Speed and Decentralized Arbiter Design for NoC,” 978-1-4244-3806-8, IEEE pp.350-353,2009.
[20] Ronny Pau and Naraig Manjikian, “Implementation of a Configurable Router for Embedded Network-On-Chip Support in FPGAs,” 978-1-4244-2332-3, IEEE,pp.25-28,2008.
[21] S. Charles, “Let’s Route Packets Instead of Wires,” Proc. 6th MIT Conf., Advance Research in VLSI, pp. 133-138,1990.
[22] H. S. Wang, L. S. Peh, and S. Malik, “Power-driven design of router micro architectures in on-chip-networks,” In Proceedings of the 36th Annual ACM/IEEE International Symposium on Micro architecture, Washington DC, USA, pp. 105–116 December 2003.
[23] K.Sewell et al., “Swizzle Switch Networks for Many-Core Systems,” IEEE Journal of emerging and selected topics in circuits and systems, Vol.2, No.2, pp. 278-294, June,2012.
[24] Supriya Rao, Supreet Jeloka, Reetuparna Das, David Blaauw, Ronald Dreslinski and Trevor Mudge, “VIX: Virtual Input Crossbar for Efficient Switch Allocation,” DAC 2014, ACM 978-1-4503-2730-5/14/06,pp.1-6, June 1-5, 2014.
[25] M. Oveis-Gharan and Gul N. Khan, ‘Efficient Dynamic Virtual Channel Organization and Architecture for NoC Systems’, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 24, No. 2,pp. 465–478, February 2016.
[26] BP Shrivastava and K Khare "Area and power efficient router design for network on chip" International Journal of Scientific and Research Publications, Volume 3, Issue 5, 1 ISSN 2250-3153,pp.1-5 May 2013.
[27] BP Shrivastava and K Khare "Smart Multicrossbar Router Design In NOC" International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.2,pp.75-82, April 2013.
[28] BP Shrivastava and K Khare "Synthesis and Simulation of Enhanced Buffer Router vs. Virtual Channel Router in NOC ON Cadence" World Academy of Science, Engineering and Technology International Journal of Electrical and Computer Engineering Vol:7, No:2,pp. 285-293,2013.
[29] BP Shrivastava and K Khare "Design of Improved Routers for Network on Chip" International Journal of Computer Trends and Technology (IJCTT) – volume 4 Issue 9 pp. 2975-2980,Sep 2013.
[30] K. Shu-Min Li, "CusNoC: Fast Full-Chip Custom NoC Generation"
IEEE Transactions on Very Large Scale Integration (VLSI)Systems, Vol. 21, No. 4,pp.692-705,April 2013.
[31] P. Poluri, and A. Louri "Shield: A Reliable Network-on-Chip Router Architecture for Chip Multiprocessors" IEEE Transactions on Parallel and Distributed Systems Volume: 27, Issue: 10,pp.1-14, Oct. 2016.