

VLSI Architecture For Cipher In 5G New Radio

D. Malathi , S.Suvetha, S.Shanmuganathan ,K.Vignesh

Abstract: Security and privacy are of prime concern in the emerging technologies like internet of things (IoT) and cyber-physical systems (CPS) based applications. Lightweight cryptography plays a major role in securing the data in this emerging pervasive computing environment. The main objective of this project is to implement High performance and Area efficient VLSI architecture with 64-bit data path for present Cipher and to compare the results between present Cipher. Cipher is an algorithm for encryption and decryption operation. It is based on the concept of Substitution-Permutation network. These networks contains both S-boxes and P-boxes which has specified algorithm for each that converts input bits as blocks into output bits .The block runs for 9 clock cycles to get encrypted output and also to get decrypted output. Simulations is done on Model Sim software and synthesis is on Xilinx FPGA device. It gives the throughput of around 3712 Mbps and Efficiency of around 11.56%, this architecture gives the better results when compared to existing Cipher..

Index Terms: Cryptography, High performance, Area, Substitution-Permutation network, Throughput, Efficiency

1. INTRODUCTION

In cryptology, a cipher is an algorithm for encrypting and decrypting data. Symmetric key encryption, also known as secret key encryption, based on the use of ciphers, which operate symmetrically. A cipher converts data by processing the original, plaintext characters (or other data) into cipher text, which should seems to be random data. Commonly, ciphers used two main types of transformation: transposition ciphers, which keep all the original bits of data in a byte but mix their order, and substitution ciphers, which replace specific data sequences with other specific data sequences. For example, one type of substitution would be to convert all bits with a value of 1 to a value of 0, and vice versa. The data output by either of the method is called the cipher text. Modern ciphers enable private communication in many different networking protocols, including the Transport Layer Security (TLS) protocol also offer encryption of network traffic. Many communication technologies, including phones, digital television and ATMs, depends on ciphers to maintain security and privacy.

2 RELATED WORK

Bassam J. Mohd et.al [2] had presented a comprehensive survey of state-of-the-art research development in lightweight block ciphers' implementation by presenting the taxonomy of the cipher design space and precisely they explained the scope of lightweight block ciphers for low resource devices. But it is little difficult process for hardware and software implementations. A. Bogdanov et.al [4] had described an PRESENT- ultra-lightweight block cipher. They gave equal importance to both security and Hardware design during the design of the cipher and at 1570 GE the hardware that is

needed for Cipher is competitive with current leading compact stream ciphers. But it consumes more area because of more number of implementations. Mohamad Sbeiti et.al [5] explored the performance of the PRESENT block cipher on FPGAs and also they had provided the implementation results of an efficiency that is, throughput per slice and differentiated them with other block ciphers. Though this Cipher is well suited for high-speed and high-throughput applications, it consumes more power. Carsten Rolfeset.all [6] presented three different types of architecture of the present ultra-lightweight algorithm and they pointed their suitability for both active and passive smart devices. Their implementations require only maximum of 1000 Gate Equivalents. Even though it achieves a relatively high throughput rate; it requires 50% more area. Elif Bilge Kavun and TolgaYalcin [8] proposed the FPGA implementations on two different PRESENT lightweight Ciphers by making use of existing RAM blocks in FPGAs for storage of internal states so that the slice count will be reduced. It does not provide a better throughput and power consumption is more.Francois-Xavier Standaert et.al [11] presented the FPGA implementations of ICEBERG, a block cipher established for reconfigurable hardware implementations and it is presented at FSE 2004. This Cipher implementation results provides a better improvement for hardware efficiency.

F. Macéet.all [12] had explored the performance of scalable encryption algorithm in current field-programmable gate array (FPGA) devices which is initially designed for software implementations in smart cards, controllers, or processors. But its performance is low when compared to other algorithms. Ashraf A.M. Khalaf [13] had analysed the problem in security and presented a triple hill cipher algorithm and implemented in FPGAs to encrypt binary data's such that images, videos etc. to increase the security level. Though it provides better security but it has complex architecture to achieve the results. Lara-Nino et.al [14] presented a novel based FPGA-based design for the lightweight block cipher PRESENT aiming at obtaining a low-cost design in terms of area. It achieves minimal latency and reduced area but it is critical for the efficiency when the operation frequency follows standardized specifications.

3 PRESENT CIPHER

3.1 Building Blocks

Present cipher is realized with the use of some basic building blocks such as s box, p box, register and round key

- D.Malathi, Professor, Electronics and communication engineering, Kongu engineering college, Erode, Tamilnadu , India, E-mail: malathid2001@gmail.com
- S.Svetha is currently pursuing Undergraduate degree program in Electronics and Communication Engineering in Kongu engineering college, Erode, Tamilnadu , India., E-mail: suvetha99s@gmail.com
- S.Shanmuganathan is currently pursuing Undergraduate degree program in Electronics and Communication Engineering in Kongu engineering college, Erode, Tamilnadu , India., E-mail: shanmuganathans33s@gmail.com
- K.Vignesh is currently pursuing Undergraduate degree program in Electronics and Communication Engineering in Kongu engineering college, Erode, Tamilnadu , India., E-mail: vigneshkesavan599@gmail.com

'enc_dec' which is used to select the encryption or decryption operations. If 'enc_dec' is at logic '1' level then encryption operation is performed, else the decryption operation is executed. An up-down counter facilitates the integrated encryption/decryption operation.

4.2.1 Data path of the Integrated Present Architecture




Fig.2 PRESENT block cipher for an integrated encryption/decryption operation

The architecture in Fig.2 consists of a set of multiplexers, XOR gates and registers. The bit permutation process and inverse bit permutation process are simple bit transposition operation, which require only simple wirings. There is one 64-bit multiplexer which is required to switch the state between the load phase (Input) and the intermediate state. Next, the multiplexer passes the state to a 64-bit state register. This register is used to store the intermediate state and passes it to the 64-bit XOR gate. This gate performs the XOR operation of intermediate state coming from the state register with 64 bit round key coming from the key scheduling unit. In the architecture, both the S-box (S) and inverse S-box are realized by the area-optimized combinational logic implementation. To differentiate between the encryption and decryption operations, two 64-bit multiplexers are deployed in the data path. In the proposed architecture, the inputs and outputs are registered. The output register is added to synchronize the output with the last round. In this architecture total of 9 clock cycles are required for the encryption operation to get the cipher text. Here, the computed keys have been simultaneously stored in a state register so that there is no need to compute the last round key for other blocks of input. Thus, only 9 clock cycles are required to decrypt the remaining blocks of cipher text. The advantage of using the integrated architecture is that there are some resources which can be used in both encryption and decryption operations.

4.2.2 Key schedule operation




Fig.3 The key-scheduling process in the PRESENT Cipher

Key scheduling unit in Fig.3 works in the storage mode. Here, computation of the round keys is performed only for the first block of data and the computed round keys are stored simultaneously in the BRAM. This computation mode offers a reduced number of clock cycles for the decryption operation. The key storage mode is also beneficial for processing a large chunk of data which contains multiple blocks that has to be encrypted or decrypted with the same key.

5 RESULTS

5.1 Synthesis Results

Table 3 Resource utilization

Elements	Resource Utilization	
	Present Cipher	Cipher -64 bit
LUTs	348 out of 303600	266 out of 28800
Registers	126 out of 607200	321 out of 28800
Slices	126 out of 75900	321 out of 28800

From Table 3 the Resource utilization of LUTs, Registers and Slices for 64-bit Cipher is reduced when compared with existing Cipher (PRESENT Cipher)

5.2 Synthesis Parameters

Table 4 Synthesis Parameters

Elements	RESULTS	
	Existing method	Proposed method
	Present Cipher	Cipher -64 bit
Latency	33 clock cycles	9 clock cycles
Throughput(Mbps)	417	3712
Efficiency(%)	3.32	11.56

From Table.4 the Synthesis Parameters i.e Latency has

reduced and Throughput(Mbps), Efficiency is increased for 64-bit Cipher when compared to existing Cipher(PRESENT Cipher).

Throughput is calculated by,

Throughput= (max. frequency x total no. of. bits)/latency
Efficiency is calculated by,
Efficiency=Throughput /no. of. slices

6 CONCLUSION

An integrated VLSI architecture for PRESENT lightweight block cipher of 64-bit is proposed to increase the performance. This architecture supports both the encryption and decryption operations with 80-bit key length. An another 16-bit Cipher architecture was implemented and its results was compared with 64-bit block cipher. The Simulation was carried out using Model Sim Software and synthesis was done in Xilinx -xc5v1x50t FPGA device, it gives the throughput of around 3712 Mbps and Efficiency of around 11.56% . Thus the Synthesis results shows that the necessary parameters required for the architecture gives better results than the existing designs.

7 REFERENCES

- [1] Wendt T.Xu. J.B. and Potkonjak M. (2014) "Security of IoT systems: Design challenges and opportunities", in IEEE/ACM Int'l Conf. on Comp.-Aided Design, San Jose, Califo , pp. 417-423.
- [2] Mohd B. J, Hayajneh T and VasilakosA.V.(2015) "A survey on lightweight block ciphers for low-resource devices: Comparative study and open issues", Jour. of Network and Computer Appl., vol. 58, pp. 73-93.
- [3] Eisenbarth T, Kumar S , Paar C, Poschmann A and Uhsadel L(2007)"A survey of lightweight- cryptography implementations", IEEE Design & Test of Computers, vol. 24, no. 6, pp. 522-533.
- [4] Bogdanov A , Knudsen L R , Leander G , Paar C, Poschmann A, Robshaw M.J. B, Seurin Y and Vikkelsoe C.(2007) "PRESENT: An ultralightweight block cipher", Springer, pp. 450-466.
- [5] Sbeiti M, Michael S, Poschmann A and Paar C. (2009) "Design space exploration of present implementations for FPGAS", Springer, pp. 141-145.
- [6] Rolfes C, Poschmann A, Leander G and Paar C.(2008) "Ultra-lightweight implementations for smart devices- security for 1000 gate equivalents" Springer ,pp. 89-103.
- [7] Biryukov and Alex (2011) "Substitution and Permutation (SP) Network" Encyclopedia of Cryptography and Security, Springer US, 1268-1268.
- [8] Yalla P and Kaps J P.(2009) "Lightweight cryptography for FPGAs", in IEEE Int'l Conf. on Reconfigurable Computing and FPGAs (ReConFig'09), pp. 225-230.
- [9] Kavun E.B and Yalcin T(2011)"RAM-based ultra-lightweight FPGA implementation of PRESENT", Springer, pp. 280-285.
- [10] Alippi C, Bogdanov A, and Regazzoni F(2014) "Lightweight Cryptography for Constrained Devices", IEEE, pp.144-147.
- [11] Standaert F.X, Piret G, Rouvroy G, and Quisquater J.J(2007)"FPGA implementations of the ICEBERG block cipher", Integration, vol. 40, no. 1, pp. 20–27.
- [12] Mace F, Standaert F.X, and Quisquater J.J(2008) "FPGA implementation(s) of a scalable encryption algorithm", IEEE Trans. Very Large Scale Integr. Syst., vol. 16, no. 2, pp. 212–216.
- [13] Bulens P, Standaert F.X, Quisquater J.J, Pellegrin P, and Rouvroy G(2008), "Implementation of the AES128 on Virtex-5 FPGAs", in AFRICACRYPT Springer, pp. 16–26.
- [14] Wang M(2008) "Differential Cryptanalysis of Reduced Round PRESENT" ser. LNCS, no. 5023. Springer-Verlag, 2008, pp. 40 –49.
- [15] Collard B and Standaert F.X(2009), "A statistical saturation attack against the block cipher PRESENT", in CT-RSA, ser. LNCS, vol. 5473. Springer, pp. 195–210.