IJSTR

International Journal of Scientific & Technology Research

Home Contact Us
ARCHIVES
ISSN 2277-8616











 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

IJSTR >> Volume 8 - Issue 12, December 2019 Edition



International Journal of Scientific & Technology Research  
International Journal of Scientific & Technology Research

Website: http://www.ijstr.org

ISSN 2277-8616



Technology Trend Towards Development Of Future Generation Of Computer

[Full Text]

 

AUTHOR(S)

Dr Premansu Sekhara Rath, Dr Nilamber Sethi,

 

KEYWORDS

Future generation computer, Performance, multi-core processor, IoT, Cloud Computing, High computing machine, Deep learning.

 

ABSTRACT

Everyone needs high speed computing system. The use of computation is covering almost in every field of science. Hence it is important to maximize the computational performance of the system. But it is very difficult, impractical and costly to do a physical experiment for developing a computational system. On this context, we have to ensure both hardware and software development to maximize the output. So a scientific theoretical experiments are done to improve both hardware and software components by using different model or tool or simulator. In this paper, some of the challenges and technologies are described to develop a high speed super computer for future generation.

 

REFERENCES

[1] ASCAC Subcommittee on Exascale Computing, The Opportunities and Challenges of Exascale Computing, Report on Exascale Computing, 2010.
[2] G. Theodoropoulos, K. Katrinis, R. Riesen, S. Ali (Eds.), Special section onextremescale parallelarchitectures and systems, Future Gener. Comput. Syst. 30 (2014)44–89.X. Tang, W. Cai, R. SiowMongGoh (Eds.), Special section on recent advances inparallel and distributedsystems, Future Gener. Comput. Syst. 30 (2014) 169– 304.
[3] J. Dongarra, Architecture-aware Algorithms and Software for Peta and Exascale Computing, Keynote Speech at HPCS 2015. Retrievable from http://hpcs2015.cisedu.info/4-program/keynotes.
[4] L. Benini, Designing and Managing HPC systems in Moore’s Law Twilight Zone, Keynote Speech at HPCS 2014, Retrievable from http://hpcs2014.cisedu.info/ 4-program/keynotes.
[5] T. Lanfear, GPU Computing and the Future of HPC, Keynote Speech at HPCS 2014, Retrievable from http://hpcs2014.cisedu.info/4-program/keynotes.
[6] A. Shacham, K. Bergman, L.P. Carloni, Photonic networks-on-chip for futuregenerations of chipmultiprocessors, IEEE Trans. Comput. 57 (9) (2008) 1246– 1260.
[7] K. Wen, D. Calhoun, L.-W. Luo, M. Lipson, Y. Liu, R. Ding, Reuse distance based circuit replacement in silicon photonic interconnection networks for HPC, in: 2014 IEEE 22nd Annual K. Elissa, “An Overview of Decision Theory," unpublished. (Unplublished manuscript). Symposium on High- Performance Interconnects.
[8] S. R. Sachs, K. Yelick (Eds.), Exascale Programming Challenges, Report of the 2011 Workshop on Exascale Programming Challenges Marina del Rey, July 27– 29, 2011, ASCR, Office of Science, U.S. Department of Energy.
[9] ASCAC, Synergistic challenges in data-intensive science and exascalecomput- ing, Summary Report of the Advanced Scientific Computing Advisory Commit- tee (ASCAC) Subcommittee, US Department of Energy, March 30, 2013.
[10] NSF, Simulation-Based Engineering Science: Revolutionizing Engineering Sci- ence Through Simulation Final Report of the National Science Foundation SBES Panel to the NSF Engineering Advisory Committee, May 2006, 65pages.
[11] K. Sevenler, Simulation-Based innovation as a competitive advantage, ANSYS Advant. II (3) (2008).
[12] D. Graff, High-Performance Computing Revs Up Simulations Like FEA, CFD, US Automotive & IndustrialEquipment Industry Solutions, Design World, 2009. www.designworldonline.com.
[13] T. Tezduyar, S. Aliabadi, M. Behr, A. Johnson, V. Kalro, M. litke, Flow simulationand high performancecomputing, Comput. Mech. 18 (1996) 397–412.
[14] M. Hamilton, The Accelerated Cloud, Keynote Speech at HPCS 2015. Retrievable from http://hpcs2015.cisedu.info/4-program/keynotes.Q.Zhang,L.Cheng,R.Boutaba,Cloudcomputing:State-of-the- art and research challenges, J. Internet Serv. Appl. 1 (2010) 7–18. http://dx.doi.org/10.1007/s13174-010-0007-6.
[15] A. Chariete, M. Bakhouya, J. Gaber, M. Wack, A design space exploration methodology for customizing on-chip communication architectures: Towards fractal NoCs, Integration 50 (2015) 158–172.
[16] M. Bakhouya, A bio-inspired architecture for autonomic network-on-chip,in: Phan Cong-Vinh (Ed.), AutonomicNetworking-on-Chip: Bio-Inspired Spec- ification, Development, and Verification. Part of the Embedded Multi-Core Systems (EMS), Taylor & Francis/CRC Press, ISBN: 978-1-4398-2911-0, 2012, pp. 1–19.
[17] T. Maqsood, K. Bilal, S.A. Madani, Congestion-aware core mapping for network-on-chip based systems usingbetweenness centrality, Future Gener. Comput. Syst. 82 (2018) 459–471.
[18] N. Melab, J. Gmys, M. Mezmaz, D. Tuyttens, Multi-core versus many-core com- puting for many-task branch-and-bound applied to big optimization prob- lems, Future Gener. Comput. Syst. 82 (2018) 472–481.
[19] C. Riesinger, T. Neckel, F. Rupp, Non-standard Pseudo random number gener- ators revisited for GPUs, FutureGener. Comput. Syst. 82 (2018) 482–492.
[20] G. Mencagli, M. Vanneschi, S. Lametti, The home-forwarding mechanism to reduce the cache coherence overheadin next-generation CMPs, Future Gener. Comput. Syst. 82 (2018) 493–509.
[21] F. Candel, S. Petit, J. Sahuquillo, J. Duato, Accurately modeling the on-chip and off-chip GPU memory subsystem,Future Gener. Comput. Syst. 82 (2018) 510– 519.
[22] K. Li, Scheduling parallel tasks with energy and time constraints on multiplemanycore processors in a cloudcomputing environment, Future Gener. Com- put. Syst. 82 (2018) 591–605.
[23] Y. Xiang, B. Di Martino, G. Wang, J. Li (Eds.), Special section: Cloud computing: Security, privacy and practice,Future Gener. Comput. Syst. 52 (2015) 1–156.
[24] R.H. Deng, Y. Xiang, M.H. Au (Eds.), Special section on cryptography in cloudcomputing, Future Gener.Comput. Syst. 30 (2014) 90–168.
[25] Q.Zhang,L.Cheng,R.Boutaba,Cloudcomputing:State-of-the-artandresearchchallenges,J.InternetServ.Appl. 1 (2010) 7–18. http://dx.doi.org/10.1007/ s13174-010-0007-6. A. Chariete, M. Bakhouya, J. Gaber, M. Wack, Adesign space explorationmethodology for customizing on-chip communication architectures: TowardsfractalNoCs, Integration 50 (2015)158–172.
[26] M. Bakhouya, A bio-inspired architecture for autonomic network-on-chip,in: Phan Cong-Vinh (Ed.), AutonomicNetworking-on-Chip: Bio-Inspired Spec- ification, Development, and Verification. Part of the Embedded Multi-Core Systems (EMS), Taylor & Francis/CRC Press, ISBN: 978-1-4398-2911-0, 2012, pp. 1–19.
[27] T. Maqsood, K. Bilal, S.A. Madani, Congestion-aware core mapping for network-on-chip based systems usingbetweenness centrality, Future Gener. Comput. Syst. 82 (2018) 459–471.
[28] N. Melab, J. Gmys, M. Mezmaz, D. Tuyttens, Multi-core versus many-core com- puting for many-task branch-and-bound applied to big optimization prob- lems, Future Gener. Comput. Syst. 82 (2018) 472–481.
[29] M. Mascagni, Random number generation tools for distributed simulation on modern HPC architectures, Plenary Speech at HPCS 2014, Retrievable from http://hpcs2014.cisedu.info/4-program/keynotes.
[30] C. Riesinger, T. Neckel, F. Rupp, Non-standard Pseudo random number gener-ators revisited for GPUs, FutureGener. Comput. Syst. 82 (2018) 482–492.
[31] G. Mencagli, M. Vanneschi, S. Lametti, The home-forwarding mechanism to reduce the cache coherence overheadin next-generation CMPs, Future Gener. Comput. Syst. 82 (2018) 493–509.
[32] F. Candel, S. Petit, J. Sahuquillo, J. Duato, Accurately modeling the on-chip and off-chip GPU memory subsystem,Future Gener. Comput. Syst. 82 (2018) 510– 519.
[33] K. Li, Scheduling parallel tasks with energy and time constraints on multiplemanycore processors in a cloudcomputing environment, Future Gener. Com- put. Syst. 82 (2018) 591–605.
[34] U. Hoelzle, L.A. Barroso, The Datacenter As a Computer: An Introduction To the Design of Warehouse-ScaleMachines, first ed., Morgan and Claypool Publishers, 2009.
[35] H.Meyer,J.CarlosSancho,M.Mrdakovic,W.Miao,N.Calabretta,OpticalpacketswitchinginHPC:Ananalysisof applications performance, Future Gener. Comput. Syst. 82 (2018)606–616.
[36] W.W. Smari, L. Spalazzi, Y. Zemali (Eds.), Special section: Recent developments in high performance computingand security, Future Gener. Comput. Syst.29 (3) (2013) 673–912.
[37] Y. Xiang, B. Di Martino, G. Wang, J. Li (Eds.), Special section: Cloud computing: Security, privacy and practice,Future Gener. Comput. Syst. 52 (2015) 1–156.
[38] C. Benvenuti, Understanding Linux Network Internals, O’Reilly Media, 2005.
[39] W. Wu, M. Crawford, M. Bowden, The performance analysis of linuxnetworking packet receiving, Comput.Commun. 30 (5) (2007) 1044–1057. Advances in Computer Communications Networks.
[40] W. Wu, M. Crawford, Potential performance bottleneck in linuxtcp, Int. J. Commun. Syst. 20 (11) (2007)1263–1283.